I.
ARCHITECTURE OF SINGLE SLOPE ADC [ 2 , 10 ] The main component of ADC Single Slope is a circuit of Integrator. Less precise calculation of the component value determination will result in a significant error in the output, so that it needs as possible minimal percentage of error in the design. The block diagram of ADC circuit is shown in the figure below. The first set is that circuit will be given a sampling voltage for 1 us to reset the counter, latch and begin to activate the switch integrator and S/H. At the same time, the S/H will capture 1 V for the input signal. In sequence, the voltage of integrator starts to rise up to the level of Vref. When the value of Vin is equal to V integrator, the comparator will close or 0 logic. At that time, the clock will be enumerated as many as 2 N times and the result in the latch. Output of D0 -D7 will show the binary value of the input level captured by S/H [ 1 ] .
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FIGURE II. OUTPUT OF THE COMPARATOR (a). LANCH POSITION OF VIN (b). 2N CLOCK
A. Transconductance of CMOSOp-Amp(OTA)
The function of op-amp in the ADC Single Slope is used in the process sample and hold ( SHA ). Requirements and specifications of op-amp on the ADC [ 6.7 ] : 7) is almost similar to the not gate when op-amp moves the low load, followed by a buffer stage, common flow (IM5) is provided by the current mirror circuit. All op-amp has a limit on its operation voltage range performance, the limitof CMIR (common mode input range ) is the range scale limit of each op-amp input, beyond this limit,it causes output distortion or truncated [ 3, 4, 8 ] .
Function of the current mirror as the bias current source for the MOS component, namely as the controller or activator of the source current toward the control current , for instance Iref = Iout. In figure 3 , transconductance stage of op-amp 2 can be analyzed as follows. 
B. Function of Comparator [6]
Function of comparator as the comparator of input signal with the reference voltage (ADC), the output of the comparator is 0 or 1 binary logic. In figure 4 , it is given a block diagram of precious comparator. In a pre-amp unit, the differential amplifier is used. A decision unit is the heart of the comparator which functions to invert the current to voltage, and functions as a positive feedback by adding the common component. It is used to shift the hysteresis level and also suppress noise. A buffer unit functions as an intermediary of voltage level to binary logic (0.1) . If Io+ is more than Io-, M7 andM9 are in ON condition, M8 and M10 are in OFF condition, if β7 = β10 = β A and β8 = β9 = β B and Vo-=0, then:
Voltage of switching (V SPH ) :
C. Circuit of Sample and Hold
Unit of Sample and hold is a circuit of CMOS switch with a capacitor. It functions to stabilize the voltage, when sampling is done, where the switch is off and the voltage does not become 0 but is maintained by the capacitor so that the amount is constant when sampling is done [9] . 
II. SIMULATION AND DISCUSSION
The ADC architecture consists of the integratorunit, thecomparator and thecounter. In the analog unit, the circuit consists of the integrator, the sample and hold and the comparator . By giving sine input wave of 100KHz and amplitude of 20mV is obtained an output form that approaches the calculation of Vout = 2V .
FIGURE VIII. TRANSIENT OPAMP WITH SINEINPUT
In the precious comparator unit (ADC), the simulation is emphasized on the offset of the comparator and the level of the hysteresis to suppress the noise. The simulation result of the testing is. With resolution of 8-bit ADC by a clock frequency of 1 MHz, value of RC=256μ is earned from the integrator circuit. For the value of R = 100 K, the value of C = 256 pf .
The circuit simulation result of the integrator is shown in figure 10 . The integrator pulse is going down right when in contact with the pulse of S/H. The integrator period earned is 1 µs. This is in accordance with the input of clock input, e.i. 1 MHz. For application of ADC, the output of the integrator will be used as the input of the comparator and will be compared with the output of the S/H . Figure 2 , right when the output of the integrator is in contact with the voltge of Vin, the output of the comparator will be low, and the data will be in the latch. The simulation result shows that when the voltage of the input is in contact with the output of the integrator, the comparator will close, and the enumeration of clock pulses equal to theperiod of t c will happen.
Layout of analog unit presented in figure 12. 
III. CONCLUSION
The result of the analog unit of ADC-SS designed remains optimal at the clock speed of 1 MHz . For the resolution of 8 bits, it earns V LSB =7,8 mV. From the simulation result, it can be seen that the value of frequency of the integrator circuit is constant, so the quantization of ADC depends on the result of the enumeration of the input level to the amplitude of the integrator.
From some the simulation results, it needs a very precise calculations to generate ADC-SS design. Determination of value of the R and Cin the intergrator circuit must be precise, because the in accuracy of determinaton of the value ratio will result in a truncated integrator signal.
